Advance Program is available in
HTML,
PostScript,WordDoc,
plain
text.
Call for papers in PostScript,
WordDoc,
plain
text.
The First Workshop on Media Processors and DSPs brings
together researchers, computer architects and engineers working in different
fields in the area of multimedia and digital signal processing. The workshop
will provide a forum for presenting and exchanging new ideas and experience
in this area. Topics of interest include, but are not limited to:
-
Microprocessor architectures (superscalar, VLIW, multithread,
vector machines, ...) optimized for digital signal processing, video processing,
audio processing, vision/speech recognition and multimedia network co-processors.
-
Compiler techniques and software optimizations for multimedia
and DSP applications.
-
ISA for multimedia processing and DSP.
-
Hardware/compiler techniques for improving memory system
performance issues related to multimedia and DSP.
-
Integration of DSP/Media processors with a general-purpose
host processor.
-
3D Graphics hardware architectures.
-
Low-power design for mobile multimedia and DSP.
-
Particular industrial multimedia and DSP products / solutions.
-
Desktop / settop multimedia system architectures.
Submission Guidelines:
Talks will be accepted on the basis of an extended abstract
of no longer than 8 double-spaced single-column pages that describes the
work, its significance, and the current status of the research. Email your
ghostviewable PostScript or Adobe PDF paper to clee@atitech.ca
or fredg@tiger.technion.ac.il
by
September 24th. At the top of
the email submission (in text) include (1) title of paper, (2) list of
authors, and (3) email and phone number of contact author. In addition,
include the contact information on the title page of the paper. You should
receive a confirmation of your submission by the following week.
Notification of acceptance will be given by October 16th
and camera-ready papers will be due November 4th. The final
paper should be no longer than 10 single-spaced, double-column 8.5" x 11"
pages (including figures, references, and appendix) using 12pt font. All
accepted papers will be presented at the workshop and included in informal
proceedings that will be distributed at the workshop. In addition,
accepted papers will be made available on the workshop home page.
Important Dates:
Papers due: September 24th
Notification of acceptance: October 16th
Final version of papers due: November 4th
Co-Chairs:
Corinna Lee, ATI Technologies Inc
clee@atitech.ca
Freddy Gabbay, Mellanox Technologies
fredg@tiger.technion.ac.il
Program Committee:
Sarita Adve, University
of Illinois at Urbana-Champaign
Krste Asanovic, Massachusetts
Institute of Technology
Jeff Bier, Berkeley
Design Technology Inc.
Jim Bondi, Texas Instruments
Freddy Gabbay,
Mellanox Technologies
Lizy John,
University of Texas at Austin
Norman Jouppi,
Compaq
Corinna Lee, ATI
Technologies Inc.
Edward Lee,
University of California at Berkeley
Bill Mangione-Smith,
UCLA
David Patterson,
University of California at Berkeley
Alex Peleg,
Intel Corporation
Amnon Rom,
Infineon
Marc Tremblay,
Sun Microsystems
Andrew Wolfe, S3 Inc.
Micro-32
Home Page
Number of visit
ors
to this Page
Last updated: October
29th, 1999
